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Abstract—The paper presents a detailed analysis of second
order harmonic ripple in a DC microgrid. A boost converter
feeding PWM inverter load is considered and equivalent circuit
is proposed. The effect of the size of input capacitor, output
capacitor and inductor of boost converter, on this ripple has been
investigated. The proposed model has been validated through
experimentation and simulation.
I. INTRODUCTION
DC distributed generation units (DGUs) like solar PVs,
wind turbine, fuel cells etc, storage like battery, ultra capacitors
etc and low/medium voltage loads together constitute a power
system entity known as DC microgrid. The power converters
are indispensable parts while connecting DGUs and storage
to dc bus in DC microgrid. However, loads can be connected
directly or through power conversion stage. AC load requires
an inverter to interface with DC microgrid. Furthermore, the
AC loads supplied by DGUs, are generally connected at DC
bus through the front end single phase pulse width modulated
inverters (SPPWMIs) for low/medium power application. In
such systems, a second order harmonic current (SHC) ripple
or voltage pulsation is generally noticed at DC terminals.
For instance, if an AC load is supplied with 50/60 Hz
frequency using 1−φ inverter, then a ripple with 100/120Hz
frequency appears at DC input terminal. Moreover, if the
compensation of this ripple is ignored at DC connection points,
then the ripple can propagate towards the input dc sources also.
Continuous propagation of the ripple through components of
the power converters may result into damage or instabilities
in the DC microgrid. Some of the problems introduced by
SHC in a DC microgrid are: (a) Large perturbation of DC
link voltage [1]; European standard (EN50160) suggests that
the maximum values of second order low frequency ripple
in nominal mean voltage at the DC supply end must be
limited within 2% of it, (b) Nuisance tripping of maximum
power point tracker (MPPT) [2]; for achieving a utilization
factor of 98%, the amplitude of ripple in MPPT voltage
must be less than 8.5% [3], (c) Hysteresis effect in fuel
cells and battery causes heating; for the Nexa, 1.2 kW fuel
cell, current ripple at 120 Hz should be limited to 24.7%
root mean square (RMS) value of fuel cell current [4], and
according to [2], ripple in current greater than 8% of its
DC value, may cause excessive stress and loss in the fuel
cell, (d) Light flickering may causes eyes health problem
[5], and (e) Increase in AC load connected through inverter,
increases insulation and component stress, and distortion in
the inverter output waveform [6]. Two most common methods
to minimize the ripple component are passive and active
compensation method. Under the passive compensation, a
large size DC link electrolytic capacitor is generally used at
DC bus to bypass and absorb ripple component. However, low
ripple handling capability and high equivalent series resistance
(ESR) of electrolytic capacitor, shorten its life (1000− 7000
hrs at 1050C [5]). An alternative of electrolytic capacitor is
film capacitor [7]. ESR of film capacitor is low while the
ripple current handing capacity is very high in comparison
to electrolytic capacitor. This results in increased life span
of thin film capacitor [5]. Drawbacks associated with passive
compensation technique motivate active ripple compensation
methods. There are many active compensation techniques
which can be further classified broadly in two categories: (a)
Power converter self controlling ripple compensation method
[1]; this method do not add any auxiliary circuit to main circuit
(b) Ripple current injection method; this adds extra auxiliary
circuit to main system [8], [9].
This paper presents detailed analysis of SHC ripple using
boost converter. An equivalent circuit of boost converter has
been developed and the effect of different elements of boost
converter, on the SHC has been analyzed. The equivalent cir-
cuit has been validated experimentally. The paper follows with
introduction of a typical DC microgrid feeding SPPWMI loads
in the Section II. Modeling and equivalent circuit development
of boost converter has been covered in the Section III. In the
Section IV, ripple currents calculation has been done. SHC
analysis has been covered in the Section V. System validation
is done in section VI. Finally, Section VII concludes the paper.
II. A TYPICAL DC MICROGRID FEEDING AC LOADS WITH
THE FRONT END SINGLE PHASE PWM INVERTER
A typical DC microgrid feeding DC and AC composite
loads is shown in Fig.1. DC micro (µ)-sources are connected
to DC source bus through MPPT and voltage regulator (boost
converter). Source bus voltage has been stepped down using
buck converter, and fed to a DC load bus. DC load bus
feeds low voltage DC and AC loads. Energy storage systems
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Fig. 1. A typical DC microgrid feeding AC loads with front end SPPWMIs
are connected to each dc bus through bidirectional DC-DC
converters. The DC microgrid can also be connected to main
grid for grid connected operation as shown in Fig.1. AC loads
are connected to source bus through front end PWM inverter.
SHC ripple is also shown in this figure. SHC ripple in the input
current of inverter, (i2ω), and the capacitance, (C) required at
dc link, to compensate this SHC are given by [10],
i2ω =
Pcos(2ωt)
Vo
and C =
P
4ω∆Vp−pVo
(1)
Here, Vo and ∆Vp−p are input average DC voltage of inverter
and peak to peak SHC ripple in it. Prms and ω are AC load
RMS power and frequency. In the next section, modeling of
boost converter feeding AC load with front end SPPWMI is
covered.
III. BOOST CONVERTER WITH INVERTER LOAD
A. Modeling of Boost Converter Feeding Single Phase In-
verter Loads
A circuit of non-ideal boost converter feeding AC load
with front end SPPWMI is shown in Fig.2. The inverter
is modeled as a current source. In Fig.2, x1, x3, xL are
inductor current, input current and load current, x2 and E are
output capacitor voltage and input voltage, D is duty cycle
(D′ = (1 − D)). L is inductance, and C1 and C2 are input
and output capacitance. rS and rD are ON-time resistance of
switch and diode respectively. VD is On-time voltage drop
of diode. rE , rL, r1 and r2 are equivalent series resistances
(ESRs) of input source, inductor, input and output capacitor.
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Fig. 2. Non-ideal boost converter feeding single phase inverter load
1) Average Model: The average model of boost converter
shown in Fig.2 can be given as follows,
Lẋ1 = E − rEx3 − (rL + rSD + (rD + r2)D′)x1
−VDD′ − x2D′ + r2D′xL
(2a)
C2ẋ2 = D
′x1 − xL (2b)
2) Perturbation: In order to investigate the dynamic
behavior of the system with SHC, state variables are
perturbed around DC steady state variables. The new state
variables can be given as: Dynamic model state variables=DC
steady state components + small signal AC components
x1 := IL + iL, x2 := Vo + v, x3 := IE + iE,
xL := Io + io, D = Do + d
(3)
Here, IL, Vo, IE , Io, Do and iL, v, iE, io, d are steady state and
ripple component of the variable respectively. EMF of the
source is fixed and lets assume source voltage will vary only
because of its internal resistance. Using (2) and (3), an average
small signal model with inductor current dynamics given by
(4) and output voltage dynamic given by (5), is developed.
Dynamics of average model are separated in DC steady state
terms, first order AC terms and second order AC terms.
L ˙IL + L ˙iL = [E − r2IE − IL(rL + rSDo
+(rD + r2)D
′
o)− (VD + Vo + r2Io)Do]
[Steady State T erms]
+[−rEiE − (rL + rSDo + (rD + r2)D′o)iL − ((rS−
rD − r2)IL − VD − Vo + r2Io)d− vD′o]
[1st Order AC Terms]
+[−(rS − (rD + r2))diL + vd− r2io]d
[2nd Order AC Terms]
(4)
C2V̇ + C2v̇ = D
′
oIL − Io [DC Terms]
+D′oIL − dIL − io [1st order AC Terms]
−diL [2nd Order AC Terms]
(5)
3) Small Signal AC Model: To obtain a small signal AC
model, all steady-state DC terms and 2nd order (cross-product)
AC terms are dropped in (4) and (5). Collecting the first order
AC terms together gives the following model,
L ˙iL = −rEiE − (rL + rSDo + (rD + r2)D′o)iL
−((rS − rD − r2)IL − Vd − Vo + r2Io)d− vD′o
(6a)
C2v̇ = D
′
oiL − dIL − io (6b)
Now, this model is transformed in s-domain using Laplace
transform as follows.
sLiL(s) = −rEiE(s)− (rL + rSDo + (rD + r2)D′o)
iL(s)− ((rS − rD − r2)IL(s)− Vd − Vo
+r2Io)d(s)− v(s)D′o
(7a)
sC2v(s) = D
′
oiL(s)− d(s)IL − io(s) (7b)
This model helps in designing of equivalent circuit for the
analysis of SHC riiple around the frequency of interest i.e.
ω2 = 2ω (100 Hz, in our case).
B. Equivalent Circuit
In this section, using the small signal AC model, an equiv-
alent circuit has been developed. Steps for equivalent circuit
development are as follows,
STEP-I Average switching circuits design:- Using Laplace
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model given by (7), two circuits for each dynamics (i.e.
inductor current and output capacitor voltage dynamics) has
been designed as shown in the Fig.3a.
STEP-II Transformer equivalent circuit design: Convert com-
bination of dependent voltage and current source into an
effective ideal transformer with transformer ratio of (D′o : 1)
as shown in Fig.3b. This has been done by assuming that the
DC-DC converter switches at a very high frequency.
STEP-III Equivalent ripple circuit design: Finally, we have
a circuit with an ac transformer. To develop equivalent ripple
circuit, transfer primary side impedances to secondary side as
shown in Fig.3c. The current is multiplied by D′o and voltage
is divide by D′o. The impedance is divided by D
′
o
2
. In the next
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Fig. 3. Equivalent ripple circuit development
section, this equivalent ripple model has been used for SHC
analysis.
IV. BRANCH IMPEDANCE AND INPUT SOURCE CURRENT
RIPPLE CALCULATION
In this section calculation of impedance of each branch of
AC equivalent ripple circuit of boost converter has been done.
The purpose of this calculation is to calculate the part of output
current ripple in each branch of the equivalent circuit of the
boost converter, and hence finally calculate the second order
harmonic ripple in input source.
A. Impedance of Each Branch of Equivalent Ripple Circuit
The impedance of each branch can be calculated as follows,
Using circuit shown in Fig.3c,
Impedance of branch ′OAB′, ZE =
rE
D′o
2 (8a)
Impedance of branch ′BO′, Z1 =
r1
D′o
2 +
1
sC1D′o
2 (8b)
Impedance of branch ′BC′, ZLr =
sL
D′o
2 +
RA
D′o
2 (8c)
Impedance of branch ′CO′ Z2 = r2 +
1
sC2
(8d)
Here, RA = rL + rSDo + (rD + r2)D
′
o. The combined
impedance of branch ’OABO Branch’
ZE1 =
sC1rE(r1 + 1)
D′o
2[sC1(r1 + rE) + 1]
(9)
B. Current Ripple Propagating to Input Source
Using the branch impedances, branch currents has been
calculated in this section. A relation among the output
current ripple, duty variation and inductor current ripple has
been derived. Finally, an mathematical expression for input
source current ripple has been deduced using this relation.
iL(s) =
[C1C2(A1io(s) +A2d(s))]s
2 + [(A3C1 +A4C2)io(s) + (A5C1 + A6C2)d(s)]s+A7d(s) +Aoio(s)
A8LC1C2s3 + (A9C1C2 + LC2)s2 + (A3A0C1 +A10C2)s+A20
(10)
1) Inductor current ripple (iL): Applying KCL at Node C
in Fig.3c,
iL(s) =
(io(s) + dIL + i2(s))
D′o
(11)
Also, applying KVL in OABCO loop,
i2(s) = −(
(ZE1 + ZLr)D
′
oiL(s)
Z2
+
d(s)VA
Z2D′o
) (12)
Here, VA = ((rS − rD− r2)IL−VD−Vo+ r2Io). Now, using
(11) and (12),
iL(s) =
Z2D
′
o(io(s) + d(s)IL)− d(s)VA
D′o
2(Z2 + ZE1 + ZLr)
(13)
Further solving (13), using (8c), (8d) and (9) gives (10). Lets
α = r2D
′
o, β = rE(r1 + 1), γ = r1 + rE , δ = rE − r1 and
µ = rE + 2r1. So, the constants in (10) are Ao = D
′
o, A1 =
αγ,A2 = γA6, A3 = γD
′
o, A4 = α;A5 = γILD
′
o, A6 =
αIL − VA, A7 = ILD′o, A8 = γ,A9 = (αγD′o + γRA +
β), A10 = αD
′
o + RA, Clearly, the indutcor current ripple,
iL depends on small change in duty, d(s) and output current
ripple, io(s). This relation can further be used for calculation
of input source ripple current.
2) Input source current ripple (iE): Applying KCL at
Node-B in Fig.3c
iE(s) = i1(s) + iL(s) (14)
Also, applying KVL in OABO loop,
i1(s) =
ZEiE(s)
Z1
(15)
Using (14) & (15)
iE(s) =
Z1
(Z1 − ZE)
iL(s) (16)
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And, substituting (8a) and (8b) in (15),
iE(s) =
sC1r1 + 1
(sC1(rE − r1) + 1)
iL(s) (17)
This is the relation between inductor current and input source
current. Now, a relation of input current as the function of
output ripple current and duty variation is obtained as given
by (18). This is done by expanding the equation (17) using
(10) in it, and rearranging the coefficients of numerator and
denominator of polynomials in terms of the input capacitance,
output capacitance and inductance. The constants in (18) are,
A11 = r1A1, A12 = r1A2, A13 = µα,A14 = r1A3, A15 =
µA6, A16 = r1A5, A17 = µD
′
o, A18 = ILA17, A19 =
δγ,A20 = δA9, A21 = γ + δ, A22 = (A9 + δA10), A23 =
γδD′o
2
, A24 = A0
2A21
V. ANALYSIS OF SHC
For the analysis of SHC ripple in frequency domain,
a transfer function, output ripple current to input
source ripple current (GiEvsio (s)), is obtained for
d(s) = 0. This transfer function is nothing but
back current gain of boost converter, given by (19).
iE(s) =
C21C2(A11io(s) + A12d(s))s
3 + [(A13C1C2 + A14C
2
1)io(s) + (A15C1C2 + A16C
2
1 )d(s)]s
2 + [(A17C1 + A4C2)io(s) + (A18C1 + A6C2)d(s)]s + A7d(s) + A0io(s)
A19C
2
1
C2Ls
4 + C1C2(A20C1 + A21L)s
3 + (A22C1C2 + LC2 + A23C
2
1
)s2 + (A24C1 + A10C2)s + A0
2
(18)
GiEvsio|d(s)=0=
iE(s)
io(s)
=
A11C
2
1C2s
3 + (A13C1C2 + A14C
2
1)s
2 + (A17C1 + A4C2)s + A0
A19C
2
1C2Ls
4 + C1C2(A20C1 + A21L)s
3 + (A22C1C2 + LC2 + A23C
2
1 )s
2 + (A24C1 + A10C2)s + A0
2
(19)
Increase/decrease in the magnitude of back current gain
causes increases/decreases the SHC ripple factor in input
source. So, the back current gain is an important factor for
SHC analysis. The back current gain do not depend on duty
variation, so the effect of the size of boost converter’s storage
elements, on the SHC ripple in input source is analyzed in this
section. This is why, the transfer function is expressed as the
function of L,C1 and C2. Further simplification of GiEvsio(s)
by neglecting ESRs (except ESR of inductor) in (19) gives,
GiEvsio(s)|d(s)=0=
D′o
LC2
s2 + rL
L
s+ (
D′o√
LC2
)2
(20)
Damping ratio, ζ =
rL
2D′o
√
C2
L
(21a)
Natural frequency, ωn =
D′o√
LC2
(21b)
Now substituting s = jω in (24), we have
GiEvsio(s)(jω)|d(jω)=0=
1− ω2
ωn2
− j2ζ ω
ωn
D′o[1 +
ω4
ωn4
− (2− 4ζ2)( ω2
ωn2
)]
(22)
The magnitude of back current gain is,
|GiEvsio(jω)|d(jω)=0|=
1
D′o
√
1 + ω
4
ωn4
− (2− 4ζ2)( ω2
ωn2
)
(23)
And, phase of the back current gain is,
6 GiEvsio(jω)|d(jω)=0 = −tan−1(
2ζωnω
ωn2 − ω2
) (24)
Lets ω2 = 2ω is second order ripple frequency. This is the
frequency, in which, we are interested. In our case, inverter
output frequency is 50 Hz. This is why ω2=100Hz. Using
(23) and (24), magnitude and phase angle of the back current
gain at ω2 for different value of natural frequency, (ωn) can
be deduced as follows,
|GiEvsio(jω2)|d(jω2)=0|≈





1
D′o
ωn ≫ ω2
1
2ζD′o
ωn = ω2
0, ωn ≪ ω2
(25a)
6 GiEvsio(jω2)|d(jω2)=0 ≈





−180 ωn ≫ ω2
−90 ωn = ω2
0 ωn ≪ ω2
(25b)
The effect of the size of inductor, input capacitor and output
capacitor of boost converter, on the back current gain, and
hence on SHC ripple, is discussed henceforth.
A. Effect of the Size of the Inductor (L)
The variables in equation (23) are ωn and ζ only. In (21a), ζ
is proportional to rL and inversely proportional to
√
L for the
fixed size of C2. The rL of inductor increases with the increase
in size of L. This increases ζ. ωn is inversely proportional to√
L. To observe the effect of the size of L, on the back current
gain, we keep the C1 and C2 fixed. For small size of L, the
natural frequency and damping ratio are large, this implies
ωn ≫ ω2. Using this in (23) gives almost constant value of
back current gain at ω2 in low frequency range which is given
by (25a). Increase in L decreases ωn and ζ, this results in
increase in resonance peak toward the lower frequency. This
may be possible that, for a given value of L, ωn = ω2. For this
condition, gain can be given by (25a). At this frequency ζ is
small and hence back current gain is high. This leads to a large
SHC ripple in input source. This condition must be avoided.
The inductor size must be chosen carefully. Further increase
in L, reduces ωn. For a very large value of L, ωn ≪ ω2. This
condition results in a very less back current gain at ω2, but
some frequencies lower than ω2 may overshoot. This can be
seen in bode plot shown in Fig:5a also. The figure shows bode
plots of GiEvsio for five different values of L, keeping C1 and
C2 fixed.
3651
B. Effect of the size of output capacitor (C2)
The effect of the size of output side capacitor of boost
converter, on the back current gain and hence on SHC ripple
in input source, is discussed in this section. To analyze the
effect of the size of C2 on the back current gain, the L and
C1 are kept fixed. ζ increases with increase in C2, while ωn
decreases. For the small size of C2, ωn and resonance peak
are large, this can be deduced from (21). For ωn ≫ ω2, the
magnitude of back current gain is constant at ω2, as given
by (25a). Increasing the size of capacitor, ωn and resonance
peak decreases towards lower frequencies. For ω2 = ωn,
the back current gain is very less. This is because of large
value of ζ. This reduces back current gain ( 12ζD′o
) as given
by (25a). Further increase in C2, significantly reduces back
current gain. This concludes that, increasing the size of output
side capacitor, the high and low both frequency can be reduced
in input source. This is also shown in Fig:5b, using bode plot.
The plot is shown for five different value of C2, keeping L and
C1 fixed. A large size of output side capacitor is an effective
solution but not efficient one.
C. Effect of the size of input capacitor (C1)
Clearly, (20) do not have C1 term. This implies that the
effect of C1 is negligible on back current gain. The same
conclusion can be drawn using Bode plot. Fig:5c, shows bode
plots for five different values of input capacitance, with L and
C2 fixed. There is negligible change in back current gain in
low frequency region along with 100 Hz.
VI. SYSTEM VALIDATION
In this section, validation of proposed theoretical circuit
with experimental has been done. A prototype of boost con-
verter feeding inverter load is shown in Fig:4. Real time
digital simulator (RTDS) is chosen as the control platform.
Experimental results are obtained using system parameters
from the Table-I. Similarly, equivalent circuit has been simu-
lated on MATLAB-Simulink using the same parameters and
results are taken at various measurement points of boost
converter. Simulation and experimental results are taken for
DC POWER SUPPLY
OPAL-RT Digital Simulator SUPPLY FOR
SENSORS
SINGLE PHASE PWM INVERTER
DC-BOOST CONVERTER
DC BUS
Fig. 4. Experimental setup
(a) output voltage (b) output current (c) inductor current (d)
input source current. Simulation and hardware results are
shown in Fig.6. In each figure, top part is experimental result
(ER1,ER2,ER3,ER4) and bottom part is simulation result
(SR1,SR2,SR3,SR4). Each simulation result also shows the
TABLE I
SYSTEM PARAMETERS
Parameter Value
Boost converter
(a) Input voltage, (E) and ESR 50V and 0.01Ω
(b) Output voltage, Vo 100V
(c) DC bus resistive load and power 1200Ω, 8.4W
(d) Inductance (L) ,ESR (rL) 2.1 mH, 225mΩ
(e) Input capacitor (C1), ESR (r1) 22µF , 2.5Ω
(f) Output capacitor (C2), ESR (r2) 22µF , 2.5Ω
(g) DC bus resistive load 1200Ω
(h) Duty cycle, Do 50%
(i) IGBT on state resistance (rS ) 93.3mΩ
(j) Diode on state resistance (rD) 113mΩ
(k) Diode on state voltage drop (VD) 1.7V
(l) Switching frequency 25000kHz
Single phase PWM inverter
(a) Load resistance and power 205Ω, 32W
(b) Switching frequency 5000kHz
magnitude of 100Hz frequency component in overall signal
and total harmonic distortion (THD). Note: Scaling factor
of simulation and experimental voltage results is 0.005 (i.e.
actual signal multiplication factor=200). Scaling factor of
current measurement is 1. For magnitude comparison of these
waveform, a Table-II is also shown. First column of Table-
II contains the current and voltage on different measurement
points of boost converter. These measurements contain mean
value, peak to peak value (P-P) of ripple, and percentage of
P-P ripple with respect to mean value, (%Ripple). In second
and third columns, experimental results (ER) and simulation
results (SR) are tabulated respectively. Forth column contains
the error between ER and SR i.e. Er. Shapes and magnitudes
of simulation and experimental results are nearly congruent.
Furthermore, it can also be concluded that the input capacitor
negligibly check the propagation of SHC in source. This can be
observed by comparing results of the Fig.6c and Fig:6d. Both
waveforms are similar which is possible only, if the inductor
ripple current passes directly to the input source without being
bypassed by input side capacitor.
TABLE II
COMPARISON
Measurement ER SR Er
Output voltage
Mean 97.4V 96V 1.4V
Peak to Peak 5.57V 7V -1.43V
% Ripple 5.68% 7.1%
Output current
Mean 0.25A 0.31A 0.06A
Peak to Peak 0.3857A 0.36A 0.0257A
% Ripple 154% 116%
Inductor current
Mean 0.443A 0.614A -0.171A
Peak to Peak 0.6788A 0.67A 0.088A
% Ripple 153% 109%
Input current
Mean 0.5A 0.6225A -0.1225A
Peak to Peak 0.79A 0.68A
% Ripple 158% 109%
VII. CONCLUSION
The proposed equivalent circuit captures the dynamics of
ripple. The study and analysis concludes that the output
capacitor has a substantial impact in ripple reduction. A large
size inductor can reduce the SHC ripple in input source but
at the same time, it may introduce low frequency noise. Input
capacitor of boost converter shows negligible effect on ripple.
This shows congruence between simulation and experimental
results.
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